FPGA Verification & Timing Closure